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Abstract—Network-on-Chips (NoCs) have been proposed as
a scalable solution to interconnect multiple components on a
silicon chip. In this paper, we approach NoCs power optimization
through Dynamic Voltage and Frequency Scaling (DVFS) under
the hypothesis that two NoC planes are available, each with
a different voltage supply and clock frequency. We show the
high potential benefit of applying DVFS independently in each
plane. We propose three strategies that allocate the traffic in the
two planes to minimize power consumption. We evaluate them
through a comparison with an ideal traffic allocation policy based
on a linear programming technique. We show that load balancing
in the two planes is not always the best policy. Indeed, in an
unbalanced traffic scenario, concentrating the high-load flows in
one plane and the remaining low-load flows in the other plane,
is more power efficient.
I. INTRODUCTION
Network-on-Chips (NoCs) offer a scalable alternative to
standard busses for the interconnection of Processing Elements
(PEs) in a large-scale System-on-Chip (SoC). Current SoC
designs implement aggressive power minimization techniques
to stay within a limited power budget. Minimizing the power
consumption of each and every SoC component is mandatory,
be it a PE, a memory block, or the NoC supporting the
traffic between them. Dynamic Voltage and Frequency Scaling
(DVFS) is a very effective technique for power optimization.
In a previous paper [1] we exploit DVFS and different routing
policies to reduce power consumption in single-plane NoCs.
In this paper we consider the multiplane NoC architecture
proposed in [2] and combine it with DVFS to boost NoC power
saving without focussing on routing policies. We assume to
have two parallel, independent NoC planes, as shown in Fig. 1.
Each PE is connected to two routers, one per plane. Each
plane is supplied by a different voltage and clock frequency,
to exploit DVFS separately and independently.
In a DVFS setting, clock frequency and supply voltage are
jointly reduced when the bit activity is low. This method
exploits the dependency of a CMOS gate’s dynamic power
consumption on the square of supply voltage, rather than its
linear dependence on clock frequency:
P ∝ fV 2 (1)
In our NoC-based communication framework, clock frequency
f is chosen in the range [fmin, fmax] according to the required
average number of bit transitions (from 0 to 1 and vice-versa)
per clock period, i.e. the average load. We define ρ ∈ [0, 1]
to be such average value and consequently f = ρfmax.
Fig. 1. A two planes NoC architecture. The interconnection network among
the routers in the second plane is the same as in the first plane. Each processing
element (PE) is connected to two routers, one for each plane.
Notice that through this definition, clock frequency and bit
rate become synonymous. The supply voltage V is chosen in
range [Vmin, Vmax]. We define α as the voltage reduction factor
in such a way that V = Vmax/α. Due to the voltage lower
bound Vmin, α is also upper bounded by αmax = Vmax/Vmin:
α ∈ [1,αmax]. We can now reformulate (1) as follows:
P ∝ fV 2 = ρfmax(Vmax/α)
2 (2)
Supply voltage and clock frequency are interrelated in a
CMOS digital circuit. Given a voltage V , the maximum
frequency the circuit can run at is a monotonically increasing
function of V : a function which also depends on technology
and circuit parameters. When the bit rate decreases, the bit
duration, i.e. the clock period in our formulation, increases and
the voltage can be decreased. Approximately, when decreasing
the voltage by α, the bit duration can be increased by the same
factor. Thus α can be interpreted as the bit expansion factor:
α = 1/ρ.
By setting the latter equivalence in (2), we get the rule
of thumb that the dynamic power is a cubic function of the
average load: PDVFS = ρ3fmaxV 2max when DVFS is fully
exploited1. On the contrary, when no voltage and frequency
scaling is adopted (α = 1), PNoDVFS = ρfmaxV 2max and power
scales linearly with ρ. By comparing PDVFS and PNoDVFS, the
1We have substituted symbol ∝ with = assuming a suitable normalization.
Fig. 2. The physical implementation of a two planes NoC and one tile
architecture
potential power gain due to DVFS when the load is low is
clear.
The motivation for exploiting multiplane NoCs together
with DVFS is that the DVFS effectiveness on single plane
NoCs is limited by the “bottleneck” link on chip. Indeed,
consider a single plane NoC with each link loaded by some
amount of traffic, which depends on the applications running
on the PEs and on the routing policy. Assume that the whole
chip is supplied by a single voltage2. The maximum loaded
link, the “bottleneck”, limits DVFS effectiveness, since the
maximum allowed bit expansion factor α is constrained by
the load on such link. In a two planes NoC with each plane
working at a different voltage, we show that through a proper
traffic allocation algorithm it is possible to minimize the im-
pact of bottleneck links and save more power by concentrating
most of the bottleneck flows on a single plane.
The rest of the paper is organized as follows. Sec. II presents
the system model. Sec. III proposes different traffic allocation
policies while Sec. IV evaluates their performance in terms of
power saving. We conclude the paper in Sec. V.
II. MULTI-PLANE NOC MODEL
We consider a mesh with N nodes, one of the most common
topologies for NoCs [5] due to its simplicity and low power
consumption [6]. Two identical planes are considered, as
shown in Figs. 1 and 2. The network is partitioned into “tiles”,
and each tile corresponds to one logical PE and two physical
routers, one per plane. We assume all the PEs potentially
associated with the same router as one logical PE since all
the generated/received flows from/by the PEs are routed by the
same router. We consider input queuing switch without virtual
channels. FIFO buffers of limited size are available in PEs and
routers, and wormhole routing is adopted to save buffer space.
Each data packet is split into smaller units, called “flits” that
are individually routed across the NoC without interleaving.
Deterministic XY routing is used since deadlock free without
virtual channels [7]: data is first routed in the X direction, until
reaching the X coordinate of the destination, and then routed
in the Y direction. Each flow is transferred across a single
2We do not consider the case of each link working at an independent voltage
as in [3], which is complex to implement, or other sophisticated architectures
such as voltage islands [4].
plane, to avoid the extra-complexity to route the flow in two
planes, possibly with different frequency and voltage pairs.
Our approach doubles network resources, but compensates this
cost with a high power saving, as shown in Sec. IV.
A. Power Model
All links in a plane are supplied with a unique voltage and
frequency pair, similar to a Single Voltage/Single Frequency
(SVSF) chip [8], but two planes can work at different voltages
chosen in range [Vmin, Vmax] and at different frequencies in
range [fmin, fmax]. The extreme values for frequency and
voltage depend on the adopted technology and chip design.
We focus only on the minimization of dynamic power due
to the data transferred between routers, neglecting leakage
power consumed when routers are idle. The power model at
the network level is hop based; such model was proposed
and validated in the literature [9], [10]. When transmitting
continuously at rate r bit/s along a path of h hops, from (1)
and from the equivalence between bit rate and clock frequency,
the power consumption is proportional to rhV 2. To be admis-
sible, the flow cannot overload the links along its path. This
implies that r ≤ fmax and the normalized load is defined
as ρ = r/fmax. To fully exploit DVFS and to avoid any
throughput degradation, the bit duration can be expanded (at
most) by a factor of α = 1/ρ = fmax/r, which has been
previously defined as the expansion factor; thus, the voltage
can be decreased by α, as we already noted. Using (2), the
total power for transmitting a flow with rate r across h hops
is
P = rh
(
Vmax
α
)2
∝
hr
α2
. (3)
Given the minimum allowed voltage Vmin in the considered
technology, it must be α ≤ αmax where αmax = Vmax/Vmin
corresponds to the maximum expansion factor. Note that αmax
is often around 2 and never more than 3 [11].
B. Traffic Model
We assume that the traffic flows among the N PEs are
known. Depending on the actual application, such flows can
be either known in advance, or estimated on-line by the rate
estimator shown in Fig. 2. The average traffic flow from node
i to j is denoted by rij , measured in [bit/s]. All the links
have maximum capacity µ [bit/s], which is achievable only
for maximum frequency fmax and maximum voltage Vmax.
Definition 1: Let Λ = [λij ] be the N × N traffic matrix,
in which λij is the normalized traffic rate from node i to j,
defined as λij = rij/µ with λij ∈ [0, 1].
Definition 2: Given a routing policy R and traffic matrix Λ,
γRΛ is defined as the bottleneck load, i.e. the maximum offered
load, normalized to ρ, among all the edges in the topology.
Definition 3: Λ is said to be admissible according to the
routing policy R iff γRΛ ≤ 1.
Since in-sequence delivery of messages belonging to same
flows is crucial to avoid complex re-ordering functionality
and to reduce the memory requirements, we do not consider
splittable flows in our work, i.e, λij is routed along one single
path on a single plane. Even though, under this assumption it is
not possible to get the minimum power that a splittable policy
would achieve, as we show later, it is still possible to save
considerable power. We will compare our traffic allocation
policies with an ideal one that allow splittable flows and
allocates flows by solving an optimization problem. The power
obtained by such benchmark strategy can be then taken as the
lower bound.
III. TRAFFIC ALLOCATION FOR TWO-PLANES NOC
The objective of our power control is to allocate the
traffic for the two-planes NoC, to minimize the total power
consumption while satisfying the traffic demands and the link
capacity constraints. In the following section we describe a
toy-scenario in which it is possible to highlight the potential
power gain due to different traffic allocation algorithms.
A. A toy scenario
To fully exploit multiplane NoC for power saving, one
option could be to load balance the traffic among the two
NoCs. Contrary to common belief, we show that this policy
is not always optimal.
As an example scenario, consider two NoC planes, supplied
with voltages V1 = Vmax/α1 and V2 = Vmax/α2. All the links
on plane i (with i = 1, 2) run at a maximum frequency fmax
when αi = 1. Assume to have only k+1 traffic flows among
routers that are adjacent in the topology. Thus, all the flows
do not share any link. The first flow is at rate fmax bit/s and
is denoted as “max-rate flow”. All the other flows are at rate
ρfmax bit/s, with some small ρ ∈ (0, 1), and are denoted as
“low-rate flows”. To emphasize the possible power gains due
to DVFS, we assume αmax = 3, coherently with [11].
Now consider the following traffic allocation schemes:
• Route all the k + 1 flows in the first plane. In this case,
DVFS cannot be exploited because of the max-rate flow
on the bottleneck link. Hence, α1 = 1 and, thanks to (3),
the overall power consumption is
P (1) =
fmax
α21
V 2max +
kρfmax
α21
V 2max
= (1 + kρ)P0 (4)
having defined P0 = fmaxV 2max.
• Balance the traffic among the two planes, assuming that
flows can be split across the two planes. Thus the power is
an optimistic lower bound of the actual value achievable
with any load balancing scheme that do not allow flow
splitting. The bottleneck link is transferring 0.5fmax bit/s
per plane and the DVFS can be fully exploited by setting
α1 = α2 = 2. According to (3), the overall power
consumption is
P (2) =
0.5 + kρ/2
α21
P0 +
0.5 + kρ/2
α22
P0
= (1 + kρ)
P0
4
(5)
Algorithm 1: 2P-BALANCE
Input: Traffic matrix Λ
Output: Ω1, Ω2, α1, α2
1: Ω = Ω1 = {(i, j),∀i, j}, Ω2 = ∅
2: S = BF(Ω1) ∩ Ω
3: while S $= ∅ do
4: (i, j) = argmax(i′,j′)∈S{λi′j′}
5: if BL(Ω1 \ {(i, j)}) ≥ BL(Ω2 ∪ {(i, j)}) then
6: Ω2 = Ω2 ∪ {(i, j)}, Ω1 = Ω1 \ {(i, j)}
7: end if
8: Ω = Ω \ {(i, j)}, S = BF(Ω1) ∩ Ω
9: end while
10: α1 = µ/BL(Ω1), α2 = µ/BL(Ω2)
• Concentrate the max-rate flow on the first plane and
allocate all the other small-rate flows on the other plane.
Hence, α1 = 1 and α2 = min{1/ρ,αmax}, thus the
overall power consumption becomes:
P (3) =
1
α21
P0 +
kρ
α22
P0
= P0 + kρ
P0
(min{1/ρ,αmax})2
=
(
1 + kmax
{
ρ3,
ρ
α2max
})
P0 (6)
Note that, in a mesh topology with N nodes, the number of
links is in the order of N2. Hence, in our toy scenario k grows
as fast as N2. Therefore, for large enough N , (4)-(6) can be
approximated by:
P (1) ≈ kρP0
P (2) ≈ kρP0/4
P (3) ≈ kmax{ρ3, ρ/α2max}P0
From the results above, by comparing P (2) and P (3) with
P (1), it is clear the power reduction due to the DVFS. Instead,
when comparing P (2) with P (3), the third policy is better than
load-balancing when ρ < 0.5 and αmax > 2, even if the load-
balancing is allowing flow splitting. In other words, contrary
to some common belief, to fully exploit DVFS and minimize
power, load balancing across the planes is not always the
optimal strategy. Intuitively, it is better to “concentrate” all
the high-rate flows in one plane, for which the voltage is kept
at maximum, and route all the small-rate flows in the other
plane, that runs at a lower voltage and fully exploits DVFS.
B. Traffic Allocation Algorithms
Inspired by the above toy scenario, we consider three
algorithms to allocate flows according to different criteria. As
discussed in Sec. II, no flow splitting is allowed.
The first algorithm, denoted as 2P-BALANCE, balances the
traffic flows between the two planes. Then we choose the most
convenient frequency and voltage for each plane according to
the resulting bottleneck load. The corresponding pseudo code
is Algorithm 1. Let Ω be the set of all the flows, identified
by a couple (i, j) for the source PE i and the destination
PE j. Let Ω1 and Ω2 be the set of the flows that have been
allocated to plane 1 and 2, respectively. They are the outputs
of the allocation scheme, together with the corresponding
expansion factors α1 and α2. The input for the algorithm is the
normalized traffic matrix Λ. The algorithm starts considering
all the flows in first plane (Ω1 = Ω, Ω2 = ∅), which is called
the Master Plane (MP). Incrementally, the algorithm considers
all the flows contributing to the bottleneck link in MP and
evaluates the load of the new bottleneck link if each flow was
moved in the second plane, named as the Slave Plane (SP). In
the pseudo code, function BL returns the load corresponding
to the bottleneck link, whereas BF returns the set of all the
flows contributing to the bottleneck links, either on MP or SP
depending on whether the argument is Ω1 or Ω2. Every time
a bottleneck flow has been considered for being moved to SP,
it is removed from Ω, to avoid further consideration in the
following iterations of the algorithm. The expansion factors
αi for each plane are computed as αi = µ/BL(Ωi), since the
bottleneck load is the only one affecting the DVFS. S is the
set for the flows contributing to the bottleneck link.
Whereas 2P-BALANCE tends to distribute the flows among
the two planes, the second algorithm we propose, denoted as
2P-MINI, concentrates the flows with higher load into MP
while the flows with lower load in SP. The pseudo code of
2P-MINI is described in Algorithm 2.
The key difference for this algorithm compared to 2P-
BALANCE is that we force the bottleneck load in SP to be low
(i.e., BL(Ω2) ≤ 1/αmax), to guarantee the SP running at the
minimum possible frequency fmin and exploit fully DVFS in
at least one of the two planes. On the contrary, 2P-BALANCE
tends to equalize the bottleneck load among the two planes
MP and SP (i.e., BL(Ω1) ≈ BL(Ω2)). In the pseudo code, the
additional loop in 2P-MINI (lines 10-16) considers the flows in
MP that have not been considered in the first loop (lines 3-9).
Since the first loop considers only flows contributing to the
bottleneck link, it is still possible to move additional flows
Algorithm 2: 2P-MINI
Input: Traffic matrix Λ
Output: Ω1, Ω2, α1, α2
1: Ω = Ω1 = {(i, j), ∀i, j}, Ω2 = ∅
2: S = BF(Ω1) ∩ Ω
3: while S $= ∅ do
4: (i, j) = argmax(i′,j′)∈S{λi′j′}
5: if BL(Ω2 ∪ {(i, j)}) ≤ 1/αmax then
6: Ω2 = Ω2 ∪ {(i, j)}, Ω1 = Ω1 \ {(i, j)}
7: end if
8: Ω = Ω \ {(i, j)}, S = BF(Ω1) ∩ Ω
9: end while
10: while Ω $= ∅ do
11: (i, j) = argmax(i′,j′)∈Ω{λi′j′}
12: if BL(Ω2 ∪ {(i, j)}) ≤ 1/αmax then
13: Ω2 = Ω2 ∪ {(i, j)}, Ω1 = Ω1 \ {(i, j)}
14: end if
15: Ω = Ω \ {(i, j)}
16: end while
17: α1 = µ/BL(Ω1), α2 = µ/BL(Ω2)
from MP to SP. This allows to load the SP as long as not
violating the bottleneck load condition and to better exploit
DVFS.
The last algorithm we proposed is 2P-4PHASE and it is an
extension of 2P-MINI. Indeed, after some preliminary tests,
we noticed that 2P-MINI allocates too many flows in MP, and
they can dominate the total power cost. To improve the power
reduction, we propose 2P-4PHASE, that computes explicitly
the power cost for each flow according to the formula in (3),
to better choose which flows to move from MP to SP after
running 2P-MINI. As the name suggests, 2P-4PHASE consists
of 4 phases:
P1) Move a flow in BF(Ω1) to SP if BL(Ω2) ≤ 1/αmax.
P2) Move a flow in Ω1 to SP if both BL(Ω1) and BL(Ω2)
do not change.
P3) Move a flow in BF(Ω1) to SP that increases the value
of BL(Ω2) and the SP power cost, but the power
increase is lower than the power decrease in MP.
P4) Move a flow in Ω1 but not in BF(Ω1) to SP, that
increases the value of BL(Ω2) and the SP power
cost, but the power increase is lower than the power
decrease in MP.
The first two phases are exactly the same as 2P-MINI and
the flow movements in these phases always reduce the total
power cost. The last two phases require to compute the power
changes for both planes, to decide whether to move a flow or
not. At the end, 2P-4PHASE guarantees that it is not possible
to move a single flow to reduce the total power cost. For the
lack of space, we omit the formal description of this algorithm.
To compare the performance, we also consider an ideal
Minimum Power control that allows flow splitting across the
two planes, which by all means is an impractical strategy, yet
the one that results in the minimum possible power. Therefore
we take it as the lower bound to which we compare our traffic
allocation algorithms. The corresponding problem is not linear
and is formalized as follows:
min
1≤α≤αmax,fmlij ≥0
∑
i,j,m,l∈V
fmlij
1
α21
+
∑
i,j,m,l∈V
gmlij
1
α22
(7)
subject to: ∑
i,j∈V
fmlij α1 ≤ µ ∀m, l ∈ V (8)
∑
i,j∈V
gmlij α2 ≤ µ ∀m, l ∈ V (9)
∑
m∈V
fmkij −
∑
m∈V
fkmij =


λMPij , k = i
−λMPij , k = j ∀i, j, k ∈ V
0, otherwise
(10)
∑
m∈V
gmkij −
∑
m∈V
gkmij =


λSPij , k = i
−λSPij , k = j ∀i, j, k ∈ V
0, otherwise
(11)
λMPij + λ
SP
ij = λij ∀i, j ∈ V (12)
where fmlij ≥ 0 is the amount of traffic, from source node i to
destination node j, sent on link m→ l in MP; similarly, gmlij
refers to SP. V is the set of the nodes. Eqs. (8)-(9) model the
maximum bit expansion compatible with the bottleneck load
in each plane, in order to guarantee the maximum throughput.
Eqs. (10)-(11) are the classical flow conservation constraints.
Finally, Eq. (12) guarantees to serve all the traffic in one or
both the two planes.
IV. PERFORMANCE EVALUATION
We developed a flow level NoC simulator to evaluate the
whole NoC transmission power cost. We simulated a two-
planes mesh network of size 5 × 5 (i.e., with N = 25
nodes/tiles). We generated the traffic matrix Λ according to
the following scenarios:
• Uniform: All nodes send the same amount of traffic to
any other node, i.e. λij is constant for any pair of nodes.
• Normal: Λ is obtained as the summation of N permu-
tation matrices3. By construction ∑k λik = ∑k λkj for
any i, j, i.e. all nodes are both source and destination of
the same aggregate amount of traffic but the traffic is not
uniformly distributed among each node pair.
• Tornado: A node in column x of the mesh sends traffic to
the node in the same row and in column (x+2) mod 5,
i.e., two hops to the right (with wrapping).
• Hot-spot: Each node sends traffic with probability 0.6 to
an hot-spot node located in the center of the topology,
and with probability 0.4 uniformly to any other node.
This traffic was proposed in [12].
To coherently compare the different scenarios under admis-
sible traffic, for each scenario we compute the most loaded link
in the case that all the flows are allocated to a single plane
and are routed according to XY routing. Then, we re-normalize
the load to such value, using a parameter ρ ∈ [0, 1], denoted
as the normalized load. More formally, given a traffic matrix
Λ, the offered traffic matrix Λ′ = [λ′ij ] for the simulation is
computed as:
λ′ij = ρ
µ
γXYΛ
λij (13)
where γXYΛ is the bottleneck load when all the traffic is routed
according to XY routing on a single plane. This definition
implies that when ρ = 1, a naive XY routing without DVFS
will saturate at least one link. For a fair comparison, values of
ρ > 1 will not be considered since the traffic is not sustainable
on a single plane.
We evaluated the power consumption under XY routing on
a single plane, with or without DVFS technique, referred as
XY DVFS and NoDVFS respectively in the figures. Then we
compare the power cost with the proposed traffic allocation
algorithms when two planes are considered, namely 2P-
BALANCE, 2P-MINI and 2P-4PHASE, respectively.
In general, the results suggest that with DVFS, the NoCs
power scales cubicly as the traffic load decreases, when
3A permutation matrix is a binary square matrix in which exactly one
element is equal to 1 for each row and for each column
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comparing NO DVFS with XY DVFS for a single plane.
This result is not surprising for a single hardware component
(i.e, CPU, router) with DVFS, but it is quite interesting for the
whole chip transmission power cost. Indeed, it can be proved
that:
Property 1: Assume ideal DVFS with unbounded αmax
(i.e., Vmin = 0). Given a routing policy R and a sustainable
traffic, then the overall power cost of the NoC is a cubic
function of the normalized load ρ: Ptot(ρ) = Pmaxtot ρ3, for
0 < ρ ≤ 1.
The proof is omitted due to the lack of space.
Comparing the results for a single plane and for two
planes, it is obvious that the power is lower for the two
planes, independently of the proposed algorithms, since we
exploit an additional plane and double the switching resources.
According to Property 1, by halving the load ρ thanks to the
two planes, we would expect a power proportional to (ρ/2)3
for each plane, which implies ρ3/4 for the two planes. Thus,
a perfect load balancing (with flow splitting) would allow
to achieve a power reduction of factor 4. Interestingly, the
observed gain can be larger than 4 using some of our proposed
algorithms. Note that the lower bound provided by MINIMUM
POWER shows the maximum range of power gain due to a
two planes NoC, which can reach also a factor of 6 to 9
with respect to a single plane. Especially in Fig. 4, under
unbalanced traffic the minimum achievable power is almost
approaching the maximum achievable gain α2max = 9. These
promising results show the great potential of multiplane NoCs
to reduce the power, and our proposed algorithms are devised
to exploit it.
Regarding the traffic allocation algorithms, the results
obtained with 2P-BALANCE and 2P-MINI show that load
concentration is better than load balancing, and the more
unbalanced traffic is, the larger performance gap between
the two algorithms. Indeed, since the traffic cannot be split
for both policies, 2P-BALANCE does not balance the traffic
between the two planes perfectly. The plane with a higher
bottleneck link could accommodate a larger number of minor
flows, increasing the total power cost. Instead, 2P-MINI is able
to allocate unsplittable flows more efficiently, as long as there
are high load and low load links, since 2P-MINI can distribute
them into different planes and save more power, as also shown
in the toy scenario from Sec. III. Coherently, in Fig. 4, 2P-
MINI saves a factor 4.4 in the power for ρ = 1, compared to
the case without DVFS, better than the perfect load balancing,
for which the gain would be 4. This is because hot-spot traffic
pattern is very unbalanced and the link load among the hot-
spot node is very high whereas the link load “far away”
from the hot-spot node is much lower. In general any hot-
spot scenario (which is quite realistic) tends to highlight the
beneficial effects of load concentration to save power.
Algorithm 2P-4PHASE is devised to exploit the space
diversity and load concentration more efficiently. Indeed,
Figs. 3 and 4 show a power reduction factor of 4.2 and 4.7
respectively, for ρ = 1, better than the other two proposed
algorithms.
Not reported simulation results show that uniforma and
tornado traffic are not suitable for load concentration since all
link loads are exactly the same for both patterns. Even worse,
the minimum achievable power obtained from MINIMUM
POWER is at most 4 times lower than the single plane case.
This suggests that no algorithm is able to further exploit the
two planes and reduce power by a factor larger than 4.
As a summary, simulation results show that given a two
planes NoC architecture with each plane running its own clock
frequency for all the transmission links, load concentration is
better than load balancing when the traffic pattern is unbal-
anced. Our algorithm 2P-4PHASE appears to be the best one
to efficiently exploit the load concentration for power saving.
V. CONCLUSIONS
This paper considers a two-planes NoC architecture, in
which each plane exploits Dynamic Voltage and Frequency
Scaling (DVFS) independently of the other plane. We show
how to leverage the spatial diversity provided by the two
planes to reduce more power than the one achieved by a naive
load-balancing scheme. The main idea is to concentrate the
high-traffic flows in one plane and the low-traffic flows in the
other plane; in this way, at least one plane can run at a reduced
voltage and frequency to better exploit the beneficial effects of
DVFS. We propose three traffic allocation algorithms, trading
performance and complexity, and investigate the correspond-
ing power consumptions under different traffic matrices. We
compare their performance with respect to the single-plane
architecture and to the optimal allocation.
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